Senior Engineer Mixed Signal Layout

Infineon Technologies Austria AG
Jetzt bewerben

KI-Zusammenfassung

In dieser Rolle sind Sie verantwortlich für das vollständige Custom-Layout von ICs und Blockebenen für ADC-Mixed-Signal-Komponenten. Sie implementieren präzise Matching-Techniken und Isolationstrategien, um Rauschkopplung in empfindlichen analogen Frontends zu verhindern. Zudem bieten Sie technische Führung und Mentoring für junior Layout-Ingenieure im Team.

Location: Villach, Austria

Employment Type: Temporary (2 years)

Organization: Infineon Technologies AG

Job Id: HRC1744552

Job Family: Research & Development

Your role

  • Full Custom Layout: Execute full-custom IC and block-level layout from schematic to tape-out for ADC mixed-signal components
  • Layout Optimization: Implement precise matching techniques and isolation strategies to prevent noise coupling in sensitive analog front-ends
  • Physical Verification: Run and debug full-chip physical verifications, including DRC, LVS, ERC, and antenna rule checks
  • Parasitic Management: Analyze and minimize parasitic resistance, capacitance, and inductance to ensure signal and power integrity
  • Top-Level Integration: Perform floor planning, pad-ring assembly, and final chip integration, considering ESD, latch-up, and electromigration (EM) guidelines
  • Leadership & Mentorship: Provide technical leadership during project execution and mentor junior layout engineers within the team

Your profile

  • A bachelor’s or master’s degree in electrical engineering or a comparable field
  • Ideally 5+ years of hands-on experience in CMOS and FinFET semiconductor technologies
  • High proficiency with industry-standard EDA tools (Cadence Virtuoso, Siemens Calibre, etc.)
  • Excellent analytical skills to independently debug complex layout and physical verification issues
  • Excellent communication skills to bridge technical gaps across global, multidisciplinary engineering teams
  • The ability to guide, motivate, and coordinate small layout teams during project execution, and to collaborate closely with ADC Design Engineers
  • Fluent in English

This position is initially limited to a period of 2 years. We offer competitive salaries and additional benefits based on your performance, experience and qualifications. The employment is in accordance with the collective salary and wage agreement for employees of the electrical and electronics industry, employment group F-G (https://www.feei.at/leistungen/informations-service/mindestlohne-und-gehalter). The monthly salary is paid 14 times p.a. We offer a higher compensation depending on your expertise and skills.

Bewerben Sie sich über den "Jetzt bewerben"-Button.

Alle Jobs in Villach ansehen

Diese Jobs könnten dich auch interessieren

  • Von neuen Jobs zuerst erfahren?

    Trage deine E-Mail ein und erhalte passende Stellen zu dieser Suche automatisch.